

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/086,174	02/28/2002	Michael G. Lavelle	5181-86900	8332
7590 09/10/2004			EXAMINER	
Jeffery C Hood			CHAUHAN, ULKA J	
Meyertons Hood	l Kivlin Kowert & Gotze	1001000	DAREN WAREN	
P O Box 398		ART UNIT	PAPER NUMBER	
Austin, TX 78	767-0398	2676	a	
	•	•	DATE MAILED: 09/10/2004	, 9

Please find below and/or attached an Office communication concerning this application or proceeding.

e)					
	~	Арр	lication No.	Applicant(s)	
			086,174	LAVELLE ET AL	•
Offic	ce Action Summary	Exa	miner	Art Unit	T
			J. Chauhan	2676	
The MA	AILING DATE of this commu	nication appears (	on the cover sheet	with the correspondence a	ddress
A SHORTENE THE MAILING - Extensions of tim after SIX (6) MOV - If the period for re - If NO period for re - Failure to reply w Any reply receive	ED STATUTORY PERIOD IS DATE OF THIS COMMUNE of may be available under the provision tTHS from the mailing date of this comply specified above is less than thirty (apply is specified above, the maximum sithin the set or extended period for repid by the Office later than three months madjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a). In munication. 30) days, a reply within that tatutory period will apply y will, by statute, cause	n no event, however, may the statutory minimum of t and will expire SIX (6) M the application to become	a reply be timely filed thirty (30) days will be considered tim ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).	
Status					
2a)☐ This acti 3)☐ Since th	sive to communication(s) file ion is <b>FINAL</b> . is application is in condition in accordance with the pract	2b)⊠ This action for allowance ex	n is non-final. cept for formal ma	•	ne merits is
Disposition of Cl	aims				
4a) Of th 5)	e above claim(s) 11-32 is/are pending in the e above claim(s) 11-32 is/are allowed.  11-10 and 33-40 is/are rejection is/are objected to.  are subject to restrict in the subject in the s	re withdrawn fror			
Application Pape	rs				
10)⊠ The draw Applicant Replacen	cification is objected to by the ving(s) filed on 28 February armay not request that any objected the declaration is objected the company of	2002 is/are: a)∑ection to the drawing the correction is r	g(s) be held in abey equired if the drawin	rance. See 37 CFR 1.85(a).	CFR 1.121(d).
Priority under 35	U.S.C. § 119				
a)	edgment is made of a claim ) Some * c) None of: ertified copies of the priority ertified copies of the priority opies of the certified copies eplication from the Internation	documents have documents have of the priority do onal Bureau (PC)	been received. been received in cuments have been Rule 17.2(a)).	Application No en received in this Nationa	l Stage
* See the at	tached detailed Office action	on for a list of the	certified copies no	ot received.	
Attachment(s)					
1) Notice of Reference 2) Notice of Draftsp	nces Cited (PTO-892) erson's Patent Drawing Review (Foour Statement(s) (PTO-1449 or		Paper No	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PT	O-152)
Paper No(s)/Mail			6)		3-54

Art Unit: 2676

### **DETAILED ACTION**

1. Claims 11-32 are withdrawn and claims 33-40 are newly added; claims 1-40 are pending.

#### Election/Restrictions

- 2. Claims 11-32 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to nonelected inventions, there being no allowable generic or linking claim.

  Election was made **without** traverse in the reply filed on 6/10/04. The reply filed on 6/10/04 in response to the Office Action requiring election/restriction includes no arguments traversing the restriction; therefore, the election of claims 1-10 is being treated as an election without traverse.
- 3. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

# Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-4, 6, 8-10, 33, 34, and 36-39 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,579,473 to Schlapp et al.
- 6. As per claim 1, Schlapp discloses a graphics system comprising:
  one or more memories configured to receive and store graphics data, wherein each memory
  comprises on a single integrated chip (Fig. 1: FBRAM chips 71-82), one or more RAM
  memories configured to store the graphics data (Fig. 2: DRAM banks A-D), a level two
  cache memory connected to each RAM memory (Fig. 2: Page Buffers A-D; c. 5 11. 50:

Art Unit: 2676

The page buffers A-D comprise the L2 pixel cache), and a level one cache memory connected to each of the level two cache memories (Fig. 2: Pixel Buffer 56; c. 4 ll. 59-61: The pixel buffer 56 is a high speed, 3 port SRAM and functions as a level one (L1) pixel cache for the FBRAM chip);

- an array of registers configured to store status information, wherein the status information tracks and indicates accesses to the graphics data in the level one cache, wherein the status information further indicates whether the graphics data is modified or unmodified (c. 15 ll. 22-25: Each entry in the L1 cache table includes a valid bit, a dirty bit, a write only bit, a stateful bit a bank field, a page field, and a column field; c. 17 ll. 30-31: The L1 cache tags and the L2 cache tags indicate the state of the L1 and L2 pixel caches in the FBRAM chips; c. 18 ll. 14-17: The L1 cache tags provide information similar to the L1 cache table but with more current state information for the FBRAM chips); and a memory request processor connected to the memories and to the array of registers, wherein the memory request processor is operable to transfer graphics data from one of the level one cache memories to one of the corresponding level two cache memories according to the status information (c. 12 ll. 14-20: The frame buffer memory device controller 83 ensures that modified blocks in the L1 pixel cache are appropriately written back into the L2 pixel cache).
- 7. As per claims 2 and 3, Schlapp discloses that the graphics data comprises samples and pixels (c. 3 ll. 60-62: The rendering processor 70 writes pixel data to the FBRAM chips through the frame buffer memory device controller 83; since the pixel data includes a value for that pixel, the value in considered the sample for that pixel).

Application/Control Number: 10/086,174 Page 4

Art Unit: 2676

8. As per claim 4, Schlapp discloses that each level one cache memory is divided into logical blocks, and wherein each register of status information corresponds to one logical block (c. 4 ll. 65: The L1 pixel cache comprises a set of L1 cache blocks; c. 5 ll. 36-38: The eight L1 cache blocks also correspond to eight set of dirty tag bits in the dirty tags memory; c. 15 ll. 22-27: Each entry in the L1 cache table includes a valid bit (V), a dirty bit (D), a write only bit (W), a stateful bit (S), a bank field, a page field, and a column field. The dirty bit indicates that the corresponding block of the L1 pixel cache contains updated pixels which must be written back to the L2 pixel cache before the L1 block can be reallocated).

- 9. As per claim 6, Schlapp discloses a request queue connected to the memory request processor, wherein the request queue comprises a first-in-first-out (FIFO) storage structure, wherein the request queue is configured to receive and buffer memory requests, and wherein the request queue is further configured to output the memory requests to the memory request processor in response to control signals from the memory request processor (c. 13 ll. 30-34: Scheduler circuit 320 within the frame buffer memory device controller 83, buffers the L1 cache request, and the L2 cache request in separate internal first-in-first-out (FIFO) memory queues. The separate memory queues operate independently; c. 13 ll. 64-66: The arbiter circuit 330 within the frame buffer memory device controller 83, issues L1 cache requests, L2 cache requests, and video transfer operation requests to the FBRAM chips 71-82 over the DRAM operation bus 110. The arbiter circuit 330 arbitrates the L1 cache requests, and the L2 cache requests from the scheduler circuit 320).
- 10. As per claim 8, Schlapp discloses a shift register connected to each RAM, wherein each shift register is configured to receive and store portions of the graphics data from each RAM, and

Page 5

Application/Control Number: 10/086,174

Art Unit: 2676

wherein each shift register is further configured to output graphics data serially in response to an external clock signal (c. 4 ll. 54-58: The video buffer 52 receives data from the page buffers A and C. The video buffer 54 receives data from the page buffers B and D. The data in the video buffers 52 and 54 is shifted out over the video bus 134 to the video output circuit 84 through a multiplexer 62; c. 8 ll. 24-26 and Fig. 2: The video data transferred over the video bus 134 is synchronized by the VID\_CLK signal. The VID\_CLK signal is a gated or free-running video shift clock).

- 11. As per claim 9, Schlapp discloses a display device, wherein the display device displays images according to the graphics data (c. 3 ll. 32-34: Each FBRAM chip 71-82 also contains a pair of video buffers that perform CRT refresh operations for a display device).
- 12. As per claim 10, Schlapp discloses that each memory further comprises an arithmetic logic unit (ALU) connected to the level one cache memory (Fig. 2: pixel ALU 58 connected to pixel buffer 56), wherein the ALU is configured to: receive as one operand graphics data from a source external to the memory; receive as a second operand graphics data stored in the level one cache; arithmetically combine the two operands according to a function defined by an external control signal; and store the results of the arithmetic combination in the level one cache (c. 3 ll. 36-45: The pixel ALU in each FBRAM chip 71-82 includes a set of four raster operations units. Each raster operation unit performs selectable raster operations on each individual byte of pixel data transferred to the corresponding SRAM pixel buffer. The pixel ALU in each FBRAM chip 71-82 contains a set of four pixel blending units. Each pixel blending unit combines one byte of old internal pixel values with one byte of new pixel values and related information received from

Application/Control Number: 10/086,174 Page 6

Art Unit: 2676

the rendering processor 70 according to a series of pipeline processing stages for the pixel ALU).

- 13. Claims 33, 36, 37, and 38 are similar in scope to claims 1-4 and are rejected under the same rationale.
- 14. As per claim 34, Schlapp discloses that the transfer of graphics data is prompted on demand (c. 15 ll. 63-66: If the entry in the L1 cache table specified by the least recently allocated counter 400 is dirty, then the allocator circuit 310 issues an L1 cache request to the scheduler circuit 320 to write back the dirty block).
- 15. As per claim 39, Schlapp discloses the memory request processor is further operable to transfer graphics data from any level one cache memory to a corresponding level two cache memory and at the same time to the RAM memory connected to the level two cache memory (c. 12 ll. 14-20: The frame buffer memory device controller 83 ensures that modified blocks in the L1 pixel cache are appropriately written back into the L2 pixel cache over the global busses of the FBRAM chips 71-82. The frame buffer memory device controller 83 also ensures that pages in the L2 pixel cache are returned to the DRAM cores of the FBRAM chips 71-82 as appropriate).

### Claim Rejections - 35 USC § 103

16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A multi-ation/Control Novel

<sup>(</sup>a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2676

- 17. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 18. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,579,473 to Schlapp et al and U.S. Patent No. 6,415,358 to Arimilli et al.
- 19. As per claim 5, Schlapp discloses:
- a dirty block bit, wherein the dirty block bit indicates which portions of the graphics data in the level one cache memory has been modified (c. 15 ll. 22-27: Each entry in the L1 cache table includes a valid bit (V), a dirty bit (D), a write only bit (W), a stateful bit (S), a bank field, a page field, and a column field. The dirty bit indicates that the corresponding block of the L1 pixel cache contains updated pixels which must be written back to the L2 pixel cache before the L1 block can be reallocated).

Schlapp does not expressly teach:

a least recently used (LRU) count, wherein the LRU count indicates which logical block in each level one cache memory has been least recently accessed.

Armilli discloses that cache lines stored within data array 34 are recorded in cache directory 32, which contains one directory entry for each way in data array 34. Each directory entry comprises a tag field 40, coherency status field 42, least recently used (LRU) field 44, and

Art Unit: 2676

inclusion field 46. LRU field 44 indicates how recently the corresponding way of data array 34 has been accessed relative to the other ways of its congruence class, thereby indicating which cache line should be cast out of the congruence class in response to a cache miss.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teachings of Schlapp and Armilli whereby an LRU field is included in the L1 cache table entry, so that the corresponding L1 cache block can be easily identified based on how recently it has been accessed for replacement.

- 20. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,579,473 to Schlapp et al and U.S. Patent No. 6,437,789 to Tidwell et al.
- 21. As per claim 7 Schlapp discloses one set of registers stores status information indicative of a current state of the level one cache (c. 15 ll. 22-25: Each entry in the L1 cache table includes a valid bit, a dirty bit, a write only bit, a stateful bit a bank field, a page field, and a column field; c. 17 ll. 30-31: The L1 cache tags and the L2 cache tags indicate the state of the L1 and L2 pixel caches in the FBRAM chips; c. 18 ll. 14-17: The L1 cache tags provide information similar to the L1 cache table but with more current state information for the FBRAM chips). Schlapp does not expressly teach the second set of registers stores status information indicative of the current state of the level one cache plus the predicted results of one or more memory requests pending in the request queue. Tidwell discloses a cache 10 having slots 12 with associated flags including "pending" flag and the "dirty" flag (c. 7 ll. 41-45). If an access to a particular slot 12 of SRAM is in the SRAM FIFO pipeline 316 (FIG. 3), but not yet completed, a "pending" flag 30 is set for that slot (c. 7 ll. 47-49). If there is an address match on any of the pending slots of the write cache, a hit condition exists, and no DRAM access is required and the data will be read

Page 8

Art Unit: 2676

from the slot (c. 8 ll. 29-31). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teachings of Schlapp and Tidwell whereby a second set of entries for the L1 cache table is provided to include a pending flag as taught by Tidwell in order to indicate a pending request and to obviate additional DRAM accesses when the requested address matches a pending slot thereby conserving memory accesses.

- 22. Claims 35 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,579,473 to Schlapp et al and U.S. Patent No. 5,787,473 to Vishlitzky et al.
- 23. As per claim 35, Schlapp discloses that if the entry in the L1 cache table specified by the least recently allocated counter 400 is dirty, then the allocator circuit 310 issues an L1 cache request to the scheduler circuit 320 to write back the dirty block (c. 15 ll. 63-66). Schlapp does not expressly teach that the transfer of graphics data is periodic. Vishlitzky discloses a cache management system in which a cache manager program performs stage tasks (priority tasks) and de-stage tasks (background tasks) where it is desirable to elevate the de-stage task to a priority task for servicing pending writes when a large number of such pending write requests exist. For example, the device controller executes a high-priority timer-driven interrupt procedure for periodically checking the number of write-back requests in each of the pending write data structures that it services, and for servicing each pending write data structure found to have a number of write-back requests exceeding a certain threshold. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teachings of Schlapp and Vishlitzky whereby dirty blocks in the L1 cache are periodically written back so that update data is available in the L2 cache and the DRAM banks and so that additional blocks are available in the L1 cache for replacement.

Page 9

Application/Control Number: 10/086,174 Page 10

Art Unit: 2676

24. Claim 40 is similar in scope to claim 35 and is rejected under the same rationale.

# Response to Arguments

25. Applicant's arguments, see pages 7-9, filed 6/10/04, with respect to the rejection(s) of claim(s) 1-10 under 35 U.S.C. 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Schlapp, Armilli, Tidwell, and Vishlitzky.

#### Conclusion

26. The following prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No. 6697918

U.S. Patent No. 6535218

U.S. Patent No. 6119205

U.S. Patent No. 6000017

U.S. Patent No. 5918245

U.S. Patent No. 5767865

U.S. Patent No. 5544306

- 27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ulka J. Chauhan whose telephone number is (703) 305-9651. The examiner can normally be reached on Mon. through Fri., 9:30 a.m. to 4:00 p.m.
- 28. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Bella can be reached on (703) 308-6829. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- 29. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2676

Page 11

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ulka J. Chauhan Primary Examiner Art Unit 2676

ujc September 7, 2004